Welcome to the IKCEST

| Vol., Issue. | | Pages 1408-1415

Dual-Gate JFET Modeling I: Generalization to Include MOS Gates and Efficient Method to Calculate Drain–Source Saturation Voltage

C.C.McAndrew   K.Xia   B.Grote  
Abstract

This paper presents an accurate and computationally efficient method to calculate the drain-source saturation voltage Vdsat of dual-gate (i.e., four-terminal) junction field-effect transistors. The method accounts for velocity saturation and for channel thickness modulation by any combination of MOS or p-n junction gates. In three iterations, it achieves an error of less than 2%. Our algorithm converges significantly faster than the direct application of the Newton-Raphson method because of careful selection of an initial value and the leverage of the convex and concave nature of the curves whose intersection defines Vdsat. The method is applied to both the exact model for Ids and an approximated form based on mid-point-potential linearization, and is verified by comparison with numerical simulation.

Original Text (This is the original text for your reference.)

Dual-Gate JFET Modeling I: Generalization to Include MOS Gates and Efficient Method to Calculate Drain–Source Saturation Voltage

This paper presents an accurate and computationally efficient method to calculate the drain-source saturation voltage Vdsat of dual-gate (i.e., four-terminal) junction field-effect transistors. The method accounts for velocity saturation and for channel thickness modulation by any combination of MOS or p-n junction gates. In three iterations, it achieves an error of less than 2%. Our algorithm converges significantly faster than the direct application of the Newton-Raphson method because of careful selection of an initial value and the leverage of the convex and concave nature of the curves whose intersection defines Vdsat. The method is applied to both the exact model for Ids and an approximated form based on mid-point-potential linearization, and is verified by comparison with numerical simulation.

+More

Cite this article
APA

APA

MLA

Chicago

C.C.McAndrew,K.Xia, B.Grote,.Dual-Gate JFET Modeling I: Generalization to Include MOS Gates and Efficient Method to Calculate Drain–Source Saturation Voltage. (),1408-1415.

Disclaimer: The translated content is provided by third-party translation service providers, and IKCEST shall not assume any responsibility for the accuracy and legality of the content.
Translate engine
Article's language
English
中文
Pусск
Français
Español
العربية
Português
Kikongo
Dutch
kiswahili
هَوُسَ
IsiZulu
Action
Recommended articles

Report

Select your report category*



Reason*



By pressing send, your feedback will be used to improve IKCEST. Your privacy will be protected.

Submit
Cancel